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Abstract—Nowadays, three-phase multilevel inverters are widely employed in medium and high-power applications, 
increasing the power ratings, improving the output voltage quality and reducing the conducted electromagnetic 
interferences. Despite of numerous pulse-width modulation (PWM) techniques have been developed for multilevel 
inverters, a detailed analysis of the output current ripple amplitude has not been reported yet. In this study, the peak-to-
peak current ripple distribution over a fundamental period is analysed in details specifically for three-level three-phase 
voltage source inverters for both motor-load and grid-connected applications. In particular, the peak-to-peak amplitude 
of the current ripple is determined analytically as a function of the modulation index. The centred PWM strategy is 
considered in all the developments, implemented either by carrier-based or space vector (SV) PWM methods. With this 
modulation, the dc bus utilisation is maximised in a simple and effective way, and a nearly-optimal behaviour is 
obtained to minimise the current ripple rms. The results obtained in different cases and sub-cases identified in the 
proposed analytical approach are verified by experimental tests with reference to three-phase three-level neutral-point 
clamped configuration. 
I. INTRODUCTION  
Multilevel inverters became more and more popular in last decades, because of the increased power ratings, improved 
output voltage waveforms, and reduced electromagnetic interference emission. In particular, power switches are 
properly combined leading to a structure capable of reaching high output voltage amplitudes by using standard low-
voltage components [1]. 
Among multilevel converters, three-level pulse-width modulation (PWM) voltage source inverters (VSIs) are the viable 
converters for many high-power applications, both grid-connected and motor-load. Compared with traditional two-level 
inverters, three-level inverters have half of the voltage stress on switching devices for the same maximum output 
voltage and generate lower harmonics for the same switching frequency. Most popular three-level configurations are 
cascaded connection of single-phase inverters (H-bridge) and neutral-point clamped (NPC) inverters, represented in 
Figs. 1(a) and (b), respectively. 
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The performance of a three-level inverter depends on its modulation strategy. There have been many three-level PWM 
techniques developed in last decades [2–6]. Generally these techniques can be classified into two categories: carrier-
based modulation (CB-PWM), and space vector modulation (SV-PWM). For CB-PWM each phase reference voltage is 
compared with two identically shaped but offset triangle carrier waveforms, leading to so-called phase disposition (PD) 
modulation technique. The frequency of these carriers defines the switching frequency, and their amplitude is the same 
as dc-link voltage, eventually in per units. A typical SV-PWM scheme uses the nearest three vectors algorithm to 
approximate the desired output voltage vector. During each switching period, the triangle in which the reference vector 
lies is traversed forth and back once. Beginning and ending states of this traverse correspond to the same space vector, 
that is called pivot vector. These two redundant switching states are called pivot states. In most continuous modulation 
strategies for a three-level inverter, the switching sequence starts from first pivot state, goes to the second and 
symmetrically comes back to the first. 
CB-PWM strategies are widely adopted because of their inherent simplicity and reduced computational requirements 
compared with SV-PWM, with the possibility of implementation on industrial digital signal processors without the need 
of additional hardware logics such as field-programmable gate array. Furthermore, it is proved that CB-PWM and SV-
PWM strategies for multilevel inverters are equivalent. A proper common-mode injection into the modulating signals of 
the CB-PWM leads to the same output voltages as in SV-PWM. On the other hand, the CB-PWM can be equivalently 
realised by SV-PWM through proper sharing of dwell times among the redundant switching states. In particular, the so-
called centred PWM (CPWM) obtained by splitting the dwell times of redundant states into equal parts offers lower 
harmonic distortion in output currents and almost easy implementation with both CB-PWM and SV-PWM techniques 
[7–13]. 
The output current ripple affects the noise and loss in both the PWM converter and the load, and it should be minimised 
to improve the system efficiency. In general, the impact of PWM techniques on the current ripple should be understood 
to further develop the modulation strategy. Various PWM schemes for three-level VSIs with improved output voltage 
waveforms have been proposed in last decades, but the effects of these modulation strategies on the peak-to-peak output 
current ripple has not been emphasised yet. In [14], the current ripple trajectory in α−β coordinates for the case of dual-
inverter-fed open-end winding load configuration, operating as three-level inverter, is shown. However, the emphasis 
was on current ripple rms. 
The analysis of the output current ripple amplitude in three-phase two-level PWM inverters has been recently 
introduced in [15]. A more detailed investigation is presented in [16], also introducing simple and effective expressions 
to determine the maximum amplitude of the peak-to-peak current ripple in the fundamental period. The extension to 
multiphase inverters is given in [17] for five-phase VSI and in [18] for seven-phase VSI. A comparison considering the 
different phase number is shown in [19]. In general, the evaluation of peak-to-peak current ripple amplitude is useful to 
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determine the dead-time output voltage distortion in case of high ripple currents with multiple zero-crossing. This 
analysis has been presented in [20] for the case of traditional three-phase two-level inverters. In [21, 22] an adaptive 
compensation is proposed to reduce the effects of the current ripple on the dead-time voltage distortion, but the 
evaluation of the current ripple amplitude was not properly investigated. The knowledge of the current ripple amplitude 
is also useful to compare PWM schemes with hysteresis current controllers, for two-level inverters [23–25], and for 
multilevel inverters [26–28]. Furthermore, in order to set current thresholds of protection systems and for the design of 
power components, the absolute current peak can be determined by combining the evaluation of peak-to-peak current 
ripple amplitude with the fundamental current component. 
A detailed analysis of peak-to-peak current ripple amplitude is developed in this paper for three-phase three-level PWM 
inverters. Reference is made to centred and symmetrical switching patterns, able to minimise the current ripple rms. The 
current ripple analysis is carried out for a balanced three-phase system consisting of series RL impedance and ac back 
emf (RLE), representing both motor-loads and grid-connected applications. The evaluation of the current ripple 
distribution over a fundamental period is carried out as function of the modulation index. The analytical developments 
are verified by experimental tests considering an induction motor-load, with reference to the NPC three-level inverter 
configuration represented in Fig. 1(b). 
 
II. BASIC EQUATIONS AND INVERTER MODULATION 
A. Basic voltage and current equations 
Basic voltage equation for each phase of a three-phase RLE load (Fig. 1), representing both ac motors and grid 
connected applications, is 
 )()()( tv
dt
di
LtiRtv g .  (1) 
Averaging (1) and introducing the current variation ∆i = i(Ts) – i(0) in the switching period Ts gives 
 )()()( sg
s
ss Tv
T
iL
TiRTv 

 , (2) 
The alternating voltage )(tv~  is defined as the difference between instantaneous and average voltage components as 
 )()()( sTvtvtv
~  . (3) 
Introducing (1) and (2) in (3) gives 
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The expression of alternating voltage (4) can be further simplified since the first and the third (last) term are negligible 
with respect to the second term [16-18], leading to 
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i
dt
di
Ltv~ )(  (5) 
By integrating (5), the current variation in sub-period [0 – t] can be calculated as 
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Finally, the instantaneous current ripple )(ti
~
 can be defined on the basis of (6), according to Fig. 2 
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An example of the behaviour of voltage and current in the whole switching period is given in Fig. 2. Note that the 
current ripple (7) corresponds to the difference between the instantaneous current value and its fundamental component.  
The peak-to-peak current ripple amplitude ppi
~
 is defined as the range of (7) in the switching period 
     ss TTpp ti
~
minti
~
maxi
~
00 )()(  . (8) 
B. Space vector analysis and PWM equations  
The analysis of three-phase inverters by the space vector transformation leads to better understanding and more simple 
calculation of voltage levels and corresponding application times. In the case of a three-level inverter, the output voltage 
vector can be written similarly to the corresponding two-level inverter, considering the switching states of the k-th 
inverter phase as Sk = [-1,0, 1] (in the following are summarized as {): 
  2321
3
2
 SSSVdc v . (9) 
being  = exp(j2/3). 
Fig. 3(a) shows the output voltage space vectors corresponding to all possible switch configurations. In three-level 
inverters, the redundancy implies availability of multiple switching states to produce a given voltage vector. There is 
redundancy in zero vector (possible states are {, {, and {), and in all the vectors of magnitude 2/3 
Vdc (pivot vectors, red dots in Fig. 3) with two possible states. The three nearest voltage vectors are used to synthesize 
the reference output voltage vector v
* 
in a switching period. For sinusoidal balanced output voltages, the reference out-
put voltage vector is v
*
 = V
*
 exp(j), being V* = m Vdc and t, m the modulation index and Vdc the dc bus voltage. 
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The voltage space vector diagram of three-level inverter appears to be a hexagon, consisting of 6 main triangles, 
numbered I–VI in Fig. 3, 12 outer triangles, 6 intermediate and 6 inner triangles. SV modulation is quarter-wave 
symmetric, so the analysis can be restricted to the first quadrant, i.e. phase angle  ranging between 0° and 90°. The 
hexagon is divided into 6 diamond-shaped regions, bordered by red lines in Fig. 3(a), each one with its pivot vector. 
The switching sequence begins and ends with the pivot vector, making the role of pivot vector in three-level VSIs 
similar to the role of zero vector in case of two-level VSIs. In centred space vector PWM the application time of pivot 
vector is shared in two equal parts for pivot states. In this way, a nearly-optimal modulation minimising the current 
ripple rms can be achieved, as described in [8, 10]. 
The multilevel modulation strategy is described with reference to Fig. 3(b) for the first main triangle. The nearest pivot 
vector vp is subtracted from the reference voltage vector v
*
 to obtain the residual reference vector v, that can be 
synthesized by applying the same procedure as for two-level inverters in the corresponding triangle (I-3a in Fig. 3). 
Application times tk are defined by duty-cycles 1, 2, and p, and switching period Ts, being k = tk/Ts/2. Duty-cycles are 
given in Table 1 for all the triangles named in Fig. 3(a) (first quadrant), by introducing the normalized reference 
voltages uand u defined as:  
 













sin
cos
m
V
v
u
m
V
v
u
dc
dc
 (10) 
being v and v the real and imaginary components of v
*
 , as represented in Fig. 3(b). Note that the modulation limit is m 
≤ mmax = 2/3  1.155. 
From the point of view of CB-PWM, the centered modulation is obtained by adding a common-mode signal to the 
three-phase sinusoidal reference waveforms *kv . In this way, the resulting modulating signals 
*
kvˆ  are able to equally 
share the application times of redundant states [8], [10]: 
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where k = 1, 2, 3, and v1”, v2”, v3” stand for: 
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An alternative solution to implement the centered modulation with the CB-PWM is described in [11]. In this case, the 
common-mode signal to be injected is defined according to Table 2, with reference to minimum, middle, and maximum 
values of reference voltages 
*
1v , 
*
2v , 
*
3v  (Min, Mid, and Max, respectively). A simplified and effective method has been 
recently introduced in [29]. 
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III. EVALUATION OF CURRENT RIPPLE AMPLITUDE 
In the considered case of sinusoidal balanced currents, the three-phase system is symmetric and only one phase can be 
analyzed. Considering the first phase, the variables are given by extracting the real part of the corresponding space 
vectors, that is its projection on the real axes. If the reference voltage is within the modulation limits, i.e., the reference 
space vector v
*
 lies within the outer hexagon, the average inverter output voltage (first phase) is given by  
    cosmVcosVRevTv dc**s *)( v . (13) 
The instantaneous output phase voltage v(t) can be expressed by the switching states. For the first phase it can be 
calculated as the real part of the output voltage vector (9), leading to: 
 





 )(
3
1
3211 SSSSVv dc . (14) 
By introducing (13) and (14) in (3), the alternating output voltage component is: 
   





 cosmVSSSSVtv~ dcdc 3211
3
1
)( . (15) 
The current ripple evaluation in the first quadrant, 0 < < π/2, can be carried out by considering the three main sectors 
0 ≤ ≤  π/6, π/6  ≤ ≤  π/3, and π/3  ≤ ≤  π/2, taking into account all the sub-cases matching  the coloured areas 
represented in Fig. 3(c), as described in the following sub-sections. 
The alternating voltage and the current ripple are summarized with separate diagrams for inner, intermediate, and outer 
triangles, from Fig. 4 to Fig. 6, respectively. In all cases, two different current ripple peaks are observed in the 
switching period. Owing to the modulation symmetry, positive and negative peaks have the same magnitude. In general, 
for each sector and for the different ranges of m cos, it will be shown that one peak results always to be equal or 
bigger than the other, by observing both current slopes and the corresponding application times. 
A. Ripple analysis in the first sector 
In the first sector, 0 ≤  ≤ π/6, five different sub-cases are identified, related to the different coloured regions in Fig. 
3(c). Instantaneous output voltage v(t), current ripple i
~
and peak-to-peak value ppi
~
 in the sub-case 0 ≤ m cos ≤ 1/3, 
are presented in diagram  of Fig. 4(a), corresponding to the left yellow area of the triangle I-1a in Fig. 3(c).  
Introducing (7) in (8), and taking into account of (15), the switch configurations {} and {}, with the 
corresponding duty-cycles p/2 and 2, can be considered to evaluate ppi
~
, according to Fig. 4(a), leading to 
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The peak-to-peak current ripple amplitude can be normalized by introducing r(m,) as 
 ),(
2
 mr
L
TV
i
~ sdc
pp . (17) 
On the basis of the duty-cycles given in Table 1, and introducing u u, the normalized current ripple r(m,) for this 
sub-case of triangle I-1a becomes 
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The sub-case m cos   1/3, corresponding to the right orange region of triangle I-1a in Fig. 3(c), is depicted in diagram 
 of Fig. 4(a). In this case ppi
~
can be evaluated considering the switch configuration {}, with the corresponding 
duty- cycle p/2, leading to 
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Introducing the expression for p given in Table 1 and normalizing, the current ripple becomes 
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The sub-cases  m cos ≤ 2/3 and  m cos  2/3, both corresponding to the purple triangle I-2a in Fig. 3(c), are depicted 
in diagrams  and  of Fig. 5(a). In both cases the switch configurations {} and {}, with the corresponding 
duty-cycles p/2 and 1, can be considered to evaluate ppi
~
, leading to 
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Introducing the expression for p and 1 given in Table 1 and normalizing, the current ripple becomes 
    






















  1
3
1
2
3
1231
3
2
)( uuuuu,mr . (22)
The sub-case 2/3 ≤ m cos≤ 1, corresponding to the blue area of triangle I-3a in Fig. 3(c), is presented in diagram  of 
Fig. 6(a). In this case, the switch configuration {} with the corresponding duty-cycle p/2 can be considered to 
evaluate ppi
~
, leading to 
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Introducing the expression for p given in Table 1 and normalizing, the current ripple becomes 
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The sub-case 1 ≤ m cos ≤ mmax cos < 4/3, corresponding to the green area of triangle I-3a in Fig. 3(c), is presented in 
diagram  of Fig. 6(a). In this case the switch configurations {} and {}, with the corresponding duty-cycles 
p/2, and 1, can be considered to evaluate ppi
~
, leading to 
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Introducing the expression for p and 1 given in Table 1 and normalizing, the current ripple becomes 
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B. Ripple analysis in the second sector 
In the second sector, π/6 ≤  ≤ π/3, three different sub-cases are identified, related to the three coloured regions in Fig. 
3(c). The sub-cases 0 ≤ m cos ≤ 1/3 and m cos  1/3, both corresponding to the purple triangle I-1b in Fig. 3(c), are 
presented in diagrams  and  of Fig. 4(b). According to this figure, the switch configurations {} and {}, 
with the corresponding duty-cycles p/2 and 1, can be considered to evaluate ppi
~
 for both sub-cases, leading to 
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Introducing the expressions for p and 1 given in Table 1 and normalizing, the current ripple becomes 
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The sub-cases m cos≤ 2/3, corresponding to the blue area of triangles I-2b and I-3b in Fig. 3(c), are presented in 
diagram  of Fig. 5(b) and in diagram  of Fig. 6(b). For both sub-cases the switch configuration {} with the 
corresponding duty-cycle p/2, can be considered to evaluate ppi
~
, leading to 
 





 






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23
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pp cosm
L
TV
i
~
. (29) 
Introducing the expressions for p given in Table 1 and normalizing, the current ripple becomes 
 2b,-I  lefor triang,
3
1
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3
1
3
1
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
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

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


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












  uuu,mr  (30) 
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

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
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


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

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

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The sub-cases m cos 2/3, corresponding to the yellow area of triangles I-2b and I-3b in Fig. 3(c), are presented in 
diagram  of Fig. 5(b) and in diagram  of Fig. 6(b). In these sub-cases the switch configurations {} and {} 
for triangle I-2b, and {} and {} for triangle I-3b, with the corresponding duty-cycles p/2 and 1 for both, can 
be considered to evaluate ppi
~
, leading to 
 

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
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
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
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

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23
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L
TV
i
~ psdc
pp . (32) 
Introducing the expressions for p and 1 given in Table 1 and normalizing, the current ripple becomes 
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   3b.-I  trianglefor,13
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C. Ripple analysis in the third sector 
In the third sector, π/3 ≤  ≤ π/2, two different sub-cases are identified, related to the two coloured regions on Fig. 3(c). 
The first sub-cases considering triangles II-1a and II-2a, corresponding to the yellow area in Fig. 3(c), are presented in 
diagram  of Fig. 4(c), and in diagram  of Fig. 5(c). In these sub-cases the switch configurations {} for triangle 
II-1a, and {} for triangle II-2a, with the corresponding duty-cycle p/2 for both, can be considered to evaluate ppi
~
, 
leading to 
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
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~
. (35) 
Introducing the expressions for p given in Table 1 and normalizing, the current ripple becomes 
 , 1a-II  lefor triang  , 
3
1
3
1
2
3
)( 













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 . 2a-II  lefor triang  , 
3
1
2
3
1
3
1
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





















  uuu,mr  (37) 
The second sub-cases are considering triangle II-3a, corresponding to the purple triangle in Fig. 3(c), are presented in 
diagrams  and  of Fig. 6(c). In both sub-cases the switch configurations {} and {}, with the 
corresponding the duty-cycles p/2 and 1, can be considered to evaluate ppi
~
, leading to 
IET Power Electronics 
Pre-print. Final version of this paper appears inIET Digital Library (http://digital-library.theiet.org/content/journals/iet-pel) and 
IEEE Xplore Digital Library (http://ieeexplore.ieee.org/Xplore/guesthome.jsp). 
- 10 - 
 














 1
23
1
cosmcosm
L
TV
i
~ psdc
pp . (38) 
 
Introducing the expression for p and 1 given in Table 1 and normalizing, the current ripple becomes 
   
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

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)( . (39) 
IV. RESULTS 
A. Diagrams of peak-to-peak current ripple amplitude 
The behaviour of the peak-to-peak current ripple amplitude in the fundamental period (first quadrant) is summarized in 
Fig. 7. In particular, the normalized current ripple r(m,) defined by (17) is presented. 
Fig. 7(a) shows r()  in the cases of m = 1/3, 1/2, 2/3, 1, and 2/3 (mmax), corresponding to dashed circles (blue) in Fig. 
3(c). The crossing of the three main sectors are visible for modulation indexes 1/3, 1/2, and 2/3. For m = 1 six different 
regions are visible, whereas four different regions can be distinguished for the maximum modulation index (2/√3). All 
these regions correspond to the different coloured areas in Fig. 3(c). 
In Fig. 7(b) the coloured map of r(m,) in the first quadrant of the normalized output voltage vector (u- u plane) is 
presented. The current ripple goes to zero in the surroundings of m = 0, being mainly applied only the null vector. The 
same behaviour can be noticed around all the output vectors, since at their tip the output voltage perfectly matches the 
reference voltage, and the current ripple becomes zero. The map shows a general continuous distribution of the current 
ripple amplitude. The only discontinuity is observed across the phase angle /6 (red line in Fig. 7(b)), because of the 
change of pivot vector (two red dots). 
By observing Fig. 7 it can be noticed that the maximum current ripple amplitude is almost constant for intermediate 
modulation indexes, that is, m  [0.1– 1], ranging around the value 0.2, leading to the simplified expression 
 20.r
max     or  
L
TV
i
~ sdcmax
pp
10
       in the approximate range  0.1 ≤ m ≤ 1 (40) 
B. Experimental verification 
Experimental results are carried out to verify the peak-to-peak current ripple amplitude calculated by the proposed 
analytical developments. Custom-made three-level NPC inverter was used, as shown in Fig. 1(b). Power switches are 
Semikron SKM50GB12T4 IGBT modules, and clamping diodes are Semikron SKKD 46/12. The dSpace ds1006 
hardware has been employed for the real-time implementation of the algorithm. The experiments have been done by 
feeding a three-phase symmetrical induction motor (not loaded). A picture of the experimental setup is given in Fig. 
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8(a). Main motor parameters (all referred to stator) are: stator resistance Rs = 2.4 , rotor resistance Rr' = 1.6 , stator 
leakage inductance Lls = 12 mH, rotor leakage inductance Llr' = 12 mH, magnetizing inductance Lm = 300 mH, pole 
pairs p = 2. According to the model of induction motor for higher order harmonics, which are determining the current 
ripple, the equivalent inductance L = Lls + Llr' = 24 mH is considered for the ripple evaluation.  
The total dc voltage (2Vdc), provided from the external dc source Sorensen SGI 600/25, was 600V. Switching frequency 
was set to 2.1 kHz and the inverter’s dead time of 6 s (not compensated) is implemented in the hardware. Fundamental 
frequency was kept at 50 Hz for easier comparison with analytical developments. The nearly-optimal centered space 
vector PWM presented in Section II B is implemented by the equivalent PD carrier-based PWM on the basis of the 
modulating signals defined by (11) and [29]. 
Tektronix oscilloscope MSO2014 with current probe TCP0030 was used for measurements, and the built-in noise filter 
(cut-off frequency fc = 600 kHz) was applied. In Fig. 8(b), a screenshot showing an example of voltage and current 
waveforms is presented. A further low-pass filter (fc = 25 kHz) was applied in post-processing of the experimental data 
to better clean the waveforms. The instantaneous current ripple is calculated as the difference between instantaneous 
and fundamental current components, according to (7) 
 )()()(
~
tItiti fund . (41) 
As in previous sections, the first phase was analyzed in the experimental tests, and different values of the modulation 
index (1/3, 1/2, 2/3, 1, and 2/3 = mmax) were investigated to cover all the considered cases. 
The comparison between the experimental instantaneous current ripple and the peak-to-peak current ripple amplitude 
evaluated by the equations given in Section III is presented in Fig. 9, for one fundamental period and different 
modulation indexes (m = 1/3, 1/2, 2/3, 1). 
Fig. 10 shows the experimental instantaneous output current (pink trace) compared with the current envelope (blue 
traces) calculated by combining peak-to-peak current ripple amplitude and fundamental current component, considering 
the same modulation indexes as in Fig. 9 (m = 1/3, 1/2, 2/3, 1). 
The case of the maximum modulation index (m = 2/3) is separately depicted in Fig. 11. 
For all the considered cases the agreement between experimental results and analytical developments is good in the 
whole fundamental period, even if the dead-time effects are not compensated. Since the selected modulation indexes 
cover all the identified sub-cases (different coloured regions in Fig. 3(c)), the validity of the proposed analysis is 
proved. 
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V. CONCLUSION 
The analytical evaluation of peak-to-peak output current ripple amplitude in three-phase three-level inverters has been 
derived in this paper. In particular, the ripple amplitude has been expressed as function of the modulation index in the 
whole fundamental period of the output voltage, considering centred symmetrical PWM. In addition, a simplified way 
to readily evaluate the approximate maximum value of the current ripple amplitude is given. The results obtained in all 
the identified cases have been verified by experimental tests carried out on a custom-made NPC three-level inverter 
supplying an induction motor. The agreement between experiment results and analytical developments is good in the 
whole fundamental period, for all the relevant considered cases, proving the validity of the proposed approach. 
Although the developments have been carried out specifically for symmetrical centered PWM, they can be similarly 
extended to discontinuous and/or asymmetrical modulations. 
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TABLES 
 
TABLE 1: Duty-cycles for triangles in the first quadrant as function of normalised voltages 
 1 2 p 
I-1a    u/u 31
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2
3
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TABLE 2: Determination of common-mode voltage in the different cases [11] 
Conditions CM 
Mid < 0 & (Max - Min) > 1 Min/2 
Mid > 0 & (Max - Min) < 1 Max/2 
Mid < 0 & (Max - Min) > 1 
& (1 - Max) > - Mid 
- (1 - Max)/2 
Mid > 0 & (Max - Min) > 1 
& (1 + Min) > Mid 
(1 + Min)/2 
Others -(Max + Min)/2 
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Fig. 1. Three-level inverter supplying an RLE circuit, representing either a motor-load 
or a grid-connected application: (a) H-bridge and (b) NPC configurations. 
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Fig. 2. Example of voltage and current supplied by the inverter in a switching period. 
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Fig. 3. Space vector diagrams of inverter output voltage: (a) whole hexagon with all six main triangles, 
(b) detail of first main triangle, (c) areas identified for ripple evaluation in the first quadrant, blue dashed circles 
represent the cases with m = 1/3, 1/2, 2/3, 1, 2/√3 (mmax). 
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Fig. 7. Normalized peak-to-peak current ripple amplitude r(m,) in the first quadrant: 
(a) for different modulation indexes as a function of , (b) as a coloured map in the normalized voltage plane -. 
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 (a) (b) 
Fig. 8. (a) Experimental setup and (b) example of output voltage and current waveforms from the scope. 
 
IET Power Electronics 
Pre-print. Final version of this paper appears inIET Digital Library (http://digital-library.theiet.org/content/journals/iet-pel) and 
IEEE Xplore Digital Library (http://ieeexplore.ieee.org/Xplore/guesthome.jsp). 
- 20 - 
 
 
(a) m = 1/3 
 
(b) m = 1/2 
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(d) m = 1 
Fig. 9. Comparison between experimental current ripple (pink traces) and calculated peak-to-peak envelope (blue 
traces) in the fundamental period, for different modulation indexes. 
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Fig. 10. Comparison between experimental instantaneous current (pink traces) and calculated current envelope (blue 
traces) in the fundamental period, for different modulation indexes. 
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Fig. 11. Comparison between experimental (pink) and analytical results (blue) in the fundamental period with maximum 
modulation index, m = 2/3: (a) experimental current ripple and calculated peak-to-peak amplitude, (b) experimental 
instantaneous current and calculated current envelope. 
 
